Please note: the information on this page reflects GDC Europe 2013.
This talk will provide attendees with an architectural level of detail and understanding rarely available in the public domain. The GCN compute and functional units and their capabilities will be discussed in detail. Instruction arbitration and scheduling, memory hierarchy and layout, cache design, graphics and compute dispatch and control flow, as well as higher level constructs will all be discussed.
This talk aims to deliver information at a level that is accessible to all; however, those possessing a basic understanding of hardware architecture (memory hierarchies, arithmetic logic units, instruction scheduling, SIMD vs. SIMT, etc.) will likely find much additional benefit in the low-level details presented. Experience with assembly language programming is not necessary, but will also prove useful, as examples illustrating the process of optimizing shaders for GCN's compute units will be examined via HLSL presented side-by-side with native GCN assembly.